

The diagram illustrates a digital demodulation system. It consists of several key components and their interconnections:

- QUADRATURE DETECTION CIRCUIT (1):** This circuit receives an input signal and a 90-degree phase shift signal (13). It contains two multipliers (11, 12), two low-pass filters (15, 16), and a phase shifter (14). The outputs of the multipliers are filtered (15, 16) and then converted to digital by A/D converters (2, 3).
- A/D Converters (2, 3):** These convert the analog signals from the quadrature detection circuit into digital format.
- DIGITAL DEMODULATION CIRCUIT (5):** This circuit processes the digital signals from the A/D converters to produce the final output signal.
- TIMING ESTIMATING CIRCUIT (4):** This circuit estimates the timing of the received signal, providing feedback to the A/D converters and the digital demodulation circuit.
- CLOCK GENERATING CIRCUIT (6):** This circuit provides a clock signal to the A/D converters (2, 3) and the timing estimating circuit (4).

# PRIOR ART

**FIG. 1**




FIG.2




FIG.3




FIG.4




FIG.5





FIG.6



**FIG. 7**




FIG.8






FIG. 9




FIG.10A EXAMPLE OF CORRELATION VALUE OBTAINED BY VECTOR OPERATION





FIG.10B EXAMPLE OF OPERATION VALUE RATIO TABLE VALUE






FIG.12





FIG.13A EXAMPLES OF TRANSMISSION BAND-PASS FILTER CHARACTERISTICS INCLUDING ISI

SHIFT FROM IDEAL  
SAMPLING TIMING :  $\Delta t$

TAP COEFFICIENT OF ISI  
CANCELING FILTER



IDEAL RECEPTION TIMING

FIG.13B EXAMPLES OF OF ISI CANCELING FILTER TAP COEFFICIENTS FOR SIGNALS SAMPLED AT SHIFTED TIMINGS




FIG.14




FIG.15